# MIPS Pipeline 

Hakim Weatherspoon
CS 3410, Spring 2012
Computer Science
Cornell University

See P\&H Chapter 4.6

## A Processor

## Review: Single cycle processor



## Review: Single Cycle Processor

Advantages

- Single Cycle per instruction make logic and clock simple

Disadvantages

- Since instructions take different time to finish, memory and functional unit are not efficiently utilized.
- Cycle time is the longest delay.
- Load instruction
- Best possible CPI is 1


## Single Cycle vs Pipelined Processor

The Kids
Alice

Bob


They don't always get along...

The Bicycle



## N pieces, each built following same sequence:



## Design 1: Sequential Schedule



Alice owns the room
Bob can enter when Alice is finished
Repeat for remaining tasks
No possibility for conflicts

Sequential Performance
time


Latency:
Throughput:
Concurrency:
Can we do better?

Design 2: Pipelined Design
Partition room into stages of a pipeline


One person owns a stage at a time
4 stages
4 people working simultaneously
Everyone moves right in lockstep


Latency:
Throughput:
Concurrency:

## Principle:

Throughput increased by parallel execution

## Pipelining:

- Identify pipeline stages
- Isolate stages from each other
- Resolve pipeline hazards (Thursday)


## A Processor

## Review: Single cycle processor




Five stage "RISC" load-store architecture

1. Instruction fetch (IF)

- get instruction from memory, increment PC

2. Instruction Decode (ID)

- translate opcode into control signals and read registers

3. Execute (EX)

- perform ALU operation, compute jump/branch targets

4. Memory (MEM)

- access memory if needed

5. Writeback (WB)

- update register file

Clock cycle Time Graphs


## Principles of Pipelined Implementation

Break instructions across multiple clock cycles (five, in this case)

Design a separate stage for the execution performed during each clock cycle

Add pipeline registers (flip-flops) to isolate signals between different stages

## Pipelined Processor

Pipelined Processor


## Stage 1: Instruction Fetch

Fetch a new instruction every cycle

- Current PC is index to instruction memory
- Increment the PC at end of cycle (assume no branches for now)

Write values of interest to pipeline register (IF/ID)

- Instruction bits (for later decoding)
- PC+4 (for later computing branch targets)



## Stage 2: Instruction Decode

On every cycle:

- Read IF/ID pipeline register to get instruction bits
- Decode instruction, generate control signals
- Read from register file

Write values of interest to pipeline register (ID/EX)

- Control information, Rd index, immediates, offsets, ...
- Contents of Ra, Rb
- PC+4 (for computing branch targets later)



## Stage 3: Execute

On every cycle:

- Read ID/EX pipeline register to get values and control bits
- Perform ALU operation
- Compute targets (PC+4+offset, etc.) in case this is a branch
- Decide if jump/branch should be taken

Write values of interest to pipeline register (EX/MEM)

- Control information, Rd index, ...
- Result of ALU operation
- Value in case this is a memory store instruction



## Stage 4: Memory

On every cycle:

- Read EX/MEM pipeline register to get values and control bits
- Perform memory load/store if needed
- address is ALU result

Write values of interest to pipeline register (MEM/WB)

- Control information, Rd index, ...
- Result of memory operation
- Pass result of ALU operation


## Stage 5: Write-back

## On every cycle:

- Read MEM/WB pipeline register to get values and control bits
- Select value and write to register file



HW2 due today

- Fill out Survey online. Receive credit/points on homework for survey.
- Survey is anonymous

Project1 (PA1) due week after prelim

- Continue working diligently. Use design doc momentum


## Save your work!

- Save often. Verify file is non-zero. Periodically save to Dropbox, email.
- Beware of MacOSX 10.5 (leopard) and 10.6 (snow-leopard)


## Use your resources

- Lab Section, Piazza.com, Office Hours, Homework Help Session,
- Class notes, book, Sections, CSUGLab

Prelim1: next Tuesday, February $28^{\text {th }}$ in evening

- We will start at 7:30pm sharp, so come early
- Prelim Review: This Wed / Fri, 3:30-5:30pm, in 155 Olin
- Closed Book
- Cannot use electronic device or outside material
- Practice prelims are online in CMS
- Material covered everything up to end of this week
- Appendix C (logic, gates, FSMs, memory, ALUs)
- Chapter 4 (pipelined [and non-pipeline] MIPS processor with hazards)
- Chapters 2 (Numbers / Arithmetic, simple MIPS instructions)
- Chapter 1 (Performance)
- HW1, HW2, Lab0, Lab1, Lab2

Check online syllabus/schedule

- http://www.cs.cornell.edu/Courses/CS3410/2012sp/schedule.html

Slides and Reading for lectures
Office Hours
Homework and Programming Assignments
Prelims (in evenings):

- Tuesday, February 28 ${ }^{\text {th }}$
- Thursday, March 29th
- Thursday, April $26^{\text {th }}$

Schedule is subject to change

## Collaboration, Late, Re-grading Policies

"Black Board" Collaboration Policy

- Can discuss approach together on a "black board"
- Leave and write up solution independently
- Do not copy solutions

Late Policy

- Each person has a total of four "slip days"
- Max of two slip days for any individual assignment
- Slip days deducted first for any late assignment, cannot selectively apply slip days
- For projects, slip days are deducted from all partners
- 20\% deducted per day late after slip days are exhausted

Regrade policy

- Submit written request to lead TA, and lead TA will pick a different grader
- Submit another written request, lead TA will regrade directly
- Submit yet another written request for professor to regrade.

Assume eight-register machine
Run the following code on a pipelined datapath

add r3, r1, r2; nand r6, r4, r5;
lw r4, 20(r2);
add r5, r2, r5;
sw r7, 12(r3);

Clock cycle Time Graphs

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| add | IF | ID | EX | MEM | WB |  |  |  |  |
| nand |  | IF | ID | EX | MEM | WB |  |  |  |
| Iw |  |  | IF | ID | EX | MEM | WB |  |  |
| add |  |  |  | IF | ID | EX | MEM | WB |  |
| sw |  |  |  |  | IF | ID | EX | MEM | WB |

Latency:
Throughput:
Concurrency:




## add 312



## nand 645 <br> add 312










Powerful technique for masking latencies

- Logically, instructions execute one at a time
- Physically, instructions execute in parallel
- Instruction level parallelism

Abstraction promotes decoupling

- Interface (ISA) vs. implementation (Pipeline)

