CPU Performance Pipelined CPU

Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University

See P&H Chapters 1.4 and 4.5

"In a major matter, no details are small" French Proverb

Big Picture: Building a Processor



A Single cycle processor

MIPS instruction formats

All MIPS instructions are 32 bits long, has 3 formats



MIPS Instruction Types

Arithmetic/Logical

- R-type: result and two source registers, shift amount
- I-type: 16-bit immediate with sign/zero extension

Memory Access

- load/store between registers and memory
- word, half-word and byte operations

Control flow

- conditional branches: pc-relative addresses
- jumps: fixed offsets, register absolute

Goals for today

Review

Remaining Branch Instructions

Performance

- CPI (Cycles Per Instruction)
- MIPS (Instructions Per Cycle)
- Clock Frequency

Pipelining

Latency vs throuput

Memory Layout and A Simple CPU: remaining branch instructions

<u>Memory Layout</u>



Endianness



Big Endian = most significant part first (MIPS, networks)100010011002as 4 bytes $\mathcal{O}_{\times}/2$ $\mathcal{O}_{\times}34$ $\mathcal{O}_{\times}56$ $\mathcal{O}_{\times}78$ as 2 halfwords $\mathcal{O}_{\times}/234$ $\mathcal{O}_{\times}56$ $\mathcal{O}_{\times}78$ as 1 word0x12345678

Control Flow: Jump Register

63

ор	rs	-	-	-	func	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

ор	func	mnemonic	description
0x0	0x08	JR rs	PC = R[rs]

R-Type

Jump Register



ор	func	mnemonic	description
0x0	0x08	JR rs	PC = R[rs]

Examples (2)

jump to 0xabcd1234

assume 0 <= r3 <= 1
if (r3 == 0) jump to 0xdecafe00
else jump to 0xabcd1234</pre>

Control Flow: Branches

00010000101000010000000000000000011

C

0

	ор	rs	rd	offset	I-Type
	6 bits	5 bits	5 bits	16 bits	
					signed
p	mnemoni	С	desc	ription	offsets
x4	BEQ rs, rd	, offset	if R[rs] == R[rd] then PC = PC+4	+ (offset<<2)
x5	BNE rs, rd	, offset	if R[rs] != R[rd] then PC = PC+4 + (offse		+ (offset<<2)

Examples (3)

if (i == j) { i = i * 4; } else { j = i - j; }

<u>Absolute Jump</u>



<u>Control Flow: More Branches</u> Conditional Jumps (cont.)

	ор	rs subor	o offset	almost I-Type
	6 bits	5 bits 5 bits	16 bits	signed
ор	subop	mnemonic	description	offsets
0x1	0x0	BLTZ rs, offset	if R[rs] < 0 then PC	= PC+4+ (offset<<2)
0x1	0x1	BGEZ rs, offset	if R[rs] \geq 0 then PC	= PC+4+ (offset<<2)
0x6	0x0	BLEZ rs, offset	if R[rs] \leq 0 then PC	= PC+4+ (offset<<2)
0x7	0x0	BGTZ rs, offset	if R[rs] > 0 then PC	= PC+4+ (offset<<2)

<u>Absolute Jump</u>



Control Flow: Jump and Link Function/procedure calls

op c hita		immediate 5	І-Туре
6 b	mnemonic	description	
0x3	JAL target	r31 = PC+8 (+8 due to branch delay slo PC = (PC+4) ₃₁₂₈ (target << 2)	t)

ор	mnemonic	description
0x2	J target	PC = (PC+4) ₃₁₂₈ (target << 2)

<u>Absolute Jump</u>



ор	mnemonic	description
0x3	JAL target	r31 = PC+8 (+8 due to branch delay slot) PC = (PC+4) ₃₁₂₈ (target << 2)

Performance

See: P&H 1.4

What is instruction is the longest

- A) LW
- B) SW
- C) ADD/SUB/AND/OR/etc
- D) BEQ
- E) J

Design Goals

- What to look for in a computer system?
- Correctness?

•Cost

- --purchase cost = f(silicon size = gate count, economics)
- -operating cost = f(energy, cooling)
- -operating cost >= purchase cost

•Efficiency

- -power = f(transistor usage, voltage, wire size, clock rate, ...)
- -heat = f(power)
 - Intel Core i7 Bloomfield: 130 Watts
 - AMD Turion: 35 Watts
 - Intel Core 2 Solo: 5.5 Watts
 - Cortex-A9 Dual Core @800MHz: 0.4 Watts

Performance

•Other: availability, size, greenness, features, ...

Performance How to measure performance?

- GHz (billions of cycles per second)
- MIPS (millions of instructions per second)
- MFLOPS (millions of floating point operations per second)
- Benchmarks (SPEC, TPC, ...)

Metrics

- latency: how long to finish my program
- throughput: how much work finished per unit time

How Fast?



Assumptions:

- alu: 32 bit ripple carry + some muxes
- next PC: 30 bit ripple carry
- control: minimized for delay (~3 gates)
- transistors: 2 ns per gate
- prog,. memory: 16 ns (as much as 8 gates)
- register file: 2 ns access
- ignore wires, register setup time

Better:

- alu: 32 bit carry lookahead + some muxes (~ 9 gates)
- next PC: 30 bit carry lookahead (~ 6 gates)
 Better Still:
 - next PC: cheapest adder faster than 21 gate delays

All signals are stable

 80 gates => clock period of at least 160 ns, max frequency ~6MHz

Better:

 21 gates => clock period of at least 42 ns, max frequency ~24MHz

Adder Performance

32 Bit Adder Design	Space	Time
Ripple Carry	≈ 300 gates	≈ 64 gate delays
2-Way Carry-Skip	≈ 360 gates	≈ 35 gate delays
3-Way Carry-Skip	≈ 500 gates	≈ 22 gate delays
4-Way Carry-Skip	≈ 600 gates	≈ 18 gate delays
2-Way Look-Ahead	≈ 550 gates	≈ 16 gate delays
Split Look-Ahead	≈ 800 gates	≈ 10 gate delays
Full Look-Ahead	≈ 1200 gates	≈ 5 gate delays

Optimization: Summary

Critical Path

- Longest path from a register output to a register input
- Determines minimum cycle, maximum clock frequency

Strategy 1 (we just employed)

- Optimize for delay on the critical path
- Optimize for size / power / simplicity elsewhere
 - next PC

Processor Clock Cycle



Processor Clock Cycle



Multi-Cycle Instructions

20 MHz

Strategy 2

- Multiple cycles to complete a single instruction E.g: Assume:
 - load/store: 100 ns
 - arithmetic: 50 ns
 - branches: 33 ns

Multi-Cycle CPU 30 MHz (33 ns cycle) with

- 3 cycles per load/store
- 2 cycles per arithmetic
- 1 cycle per branch

Faster than Single-Cycle CPU?

MS=10

(Wx1)~

10 MHz (100 ns cycle) with

1 cycle per instruction

CP

Instruction mix for some program P, assume:

- 25% load/store (3 cycles / instruction)
- 60% arithmetic (2 cycles / instruction)
- 15% branches (1 cycle / instruction)

Multi-Cycle performance for program P: $3 + 0.6 \times 2 + 0.5 \times 1$ 3 * .25 + 2 * .60 + 1 * .15 = 2.175 + 1.2 + 0.15 = 2.1average cycles per instruction (CPI) = 2.1

```
Multi-Cycle @ 30 MHz
Single-Cycle @ 10 MHz
Single-Cycle @ 15 MHz
```

800 MHz PIII "faster" than 1 GHz P4

Example

Goal: Make Multi-Cycle @ 30 MHz CPU (15MIPS) run 2x faster by making arithmetic instructions faster /4 K

15

2.1

Instruction mix (for P):

- 25% load/store, CPI = 3
- 60% arithmetic, CPI = 2
- 15% branches, CPI = 1

30 MHZ 2,1 CPT

311 M $\approx 30 M/PS$

= 20 MIPS

0,73

0.15

0.15

15 MIPS

 $D \neq 0$

 \mathcal{O},\mathcal{O}

O, 15

 $1, 5_{c}$

 ~ 15

Required: partner for group project

Project1 (PA1) and Homework2 (HW2) are both out PA1 Design Doc and HW2 due in one week, start early Work alone on HW2, but in group for PA1 Save your work!

- *Save often*. Verify file is non-zero. Periodically save to Dropbox, email.
- Beware of MacOSX 10.5 (leopard) and 10.6 (snow-leopard)

Use your resources

- Lab Section, Piazza.com, Office Hours, Homework Help Session,
- Class notes, book, Sections, CSUGLab

<u>Administrivia</u>

Check online syllabus/schedule

- http://www.cs.cornell.edu/Courses/CS3410/2012sp/schedule.html
- Slides and Reading for lectures

Office Hours

Homework and Programming Assignments

Prelims (in evenings):

- Tuesday, February 28th
- Thursday, March 29th
- Thursday, April 26th

Schedule is subject to change

Collaboration, Late, Re-grading Policies

"Black Board" Collaboration Policy

- Can discuss approach together on a "black board"
- Leave and write up solution independently
- Do not copy solutions

Late Policy

- Each person has a total of *four* "slip days"
- Max of *two* slip days for any individual assignment
- Slip days deducted first for *any* late assignment, cannot selectively apply slip days
- For projects, slip days are deducted from all partners
- 20% deducted per day late after slip days are exhausted

Regrade policy

- Submit written request to lead TA, and lead TA will pick a different grader
- Submit another written request, lead TA will regrade directly
- Submit yet another written request for professor to regrade.

<u>Amdahl's Law</u>

Amdahl's Law

Execution time after improvement = execution time affected by improvement

amount of improvement

+ execution time unaffected



Or:

Speedup is limited by popularity of improved feature

Corollary: Make the common case fast

Caveat: Law of diminishing returns

Pipelining

See: P&H Chapter 4.5



They don't always get along...

The Bicycle



The Materials



The Instructions N pieces, each built following same sequence:



Design 1: Sequential Schedule



Alice owns the room Bob can enter when Alice is finished Repeat for remaining tasks No possibility for conflicts

Sequential Performance



Latency: $\int hr / \epsilon_{as} K$ Throughput: $\int \epsilon_{as} K / \mu_{hrs}$ Concurrency: \int Can we do better?

Design 2: Pipelined Design Partition room into *stages* of a *pipeline*



One person owns a stage at a time

4 stages

4 people working simultaneously Everyone moves right in lockstep

time Pipelined Performance



Latency: 4hrs / task Throughput: 1 Eask/hr Concurrency: 4

Pipeline Hazards

Q: What if glue step of task 3 depends on output of task 1?



<u>_essons</u>

Principle: Throughput increased

Throughput increased by parallel execution

Pipelining:

- Identify *pipeline stages*
- Isolate stages from each other
- Resolve pipeline *hazards* (next week)

A Processor



A Processor



Basic Pipeline

- Five stage "RISC" load-store architecture
- 1. Instruction fetch (IF)
 - get instruction from memory, increment PC
- 2. Instruction Decode (ID)
 - translate opcode into control signals and read registers
- 3. Execute (EX)
 - perform ALU operation, compute jump/branch targets
- 4. Memory (MEM)
 - access memory if needed
- 5. Writeback (WB)
 - update register file

Principles of Pipelined Implementation

Break instructions across multiple clock cycles (five, in this case)

Design a separate stage for the execution performed during each clock cycle

Add pipeline registers (flip-flops) to isolate signals between different stages