
Memory

Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University

See: P&H Appendix C.8, C.9

Big Picture: Building a Processor



A Single cycle processor

Goals for today

Review

• Finite State Machines

Memory

- Register Files
- Tri-state devices
- SRAM (Static RAM—random access memory)
- DRAM (Dynamic RAM)

Example: Digital Door Lock



Digital Door Lock

Inputs:

- keycodes from keypad
- clock

Outputs:


- "unlock" signal
- display how many keys pressed so far

Door Lock: Inputs

Assumptions:

- signals are synchronized to clock
- Password is B-A-B


Κ	Α	Β	Meaning			
0	0	0	Ø (no key)			
1	1	0	'A' pressed			
1	0	1	'B' pressed			





Door Lock: Outputs

Assumptions:

High pulse on U unlocks door








" <u>1</u> " " <u>2</u> "		G3 3″, U
"B" else else	Cur.	Output
	State	Οιίραι
Idle	Idle	"0"
"0"	G1	"1"
Ø else	G2	"2"
	G3	"3", U
$\begin{pmatrix} B1 \\ "1" \end{pmatrix} else \begin{pmatrix} B2 \\ "2" \end{pmatrix}$	B1	"1"
	B2	"2"
ØØ		

Ø Ø	Cur. State	Input	Next State
G1 "A"	Idle	Ø	Idle
"1"	Idle	"B"	G1
"B" else	Idle	"A"	B1
В	G1	Ø	G1
	G1	"A"	G2
	G1	"B"	B2
"0"	G2	Ø	B2
Ø else	G2	"B"	G3
Ø else	G2	"A"	Idle
(B1) else (B2	G3	any	Idle
("1") "2"	B1	Ø	B1
	B1	К	B2
Ø	B2	Ø	B2
	B2	K	Idle

State Table Encoding

	S ₂	S ₁	S ₀	D ₃	D ₂	D ₁	D ₀	U	S ₂	S ₁	S ₀	K	Α	B	S' ₂	S' 1	S' ₀
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	1	0	0	0	1	0	0	0	0	1	0	1	0	0	1
	0	1	0	0	0	1	0	0	0	0	0	1	1	0	1	0	0
	0	1	1	0	0	1	1	1	0	0	1	0	0	0	0	0	1
	1	0	0	0	0	0	1	0	0	0	1	1	1	0	0	1	0
	1	0	1	0	0	1	0	0	0	0	1	1	0	1	1	0	1
									0	1	0	0	0	0	0	1	0
D ₃ [Stat	e	S	2	S ₁		S ₀	0	1	0	1	0	1	0	1	1
- 3		Idle	2	0		0		0	0	1	0	1	1	0	0	0	0
		G1		0		0		1	0	1	1	Χ	Х	Х	0	0	0
		G2		0		1		0	1	0	0	0	0	0	1	0	0
									1	0	0	1	Х	Х	1	0	1
		G3		0		1		1	1	0	1	0	0	0	1	0	1
		B1		1		0		0	1	0	1	1	Х	Х	0	0	0
		B2		1		0		1									1

Door Lock: Implementation



Strategy:

(1) Draw a state diagram (e.g. Moore Machine)

- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs

Administrivia

Make sure partner in same Lab Section *this week*

Lab2 is out

Due in one week, next Monday, start early

Work alone

But, use your resources

- Lab Section, Piazza.com, Office Hours, Homework Help Session,
- Class notes, book, Sections, CSUGLab

No Homework this week

Administrivia

Check online syllabus/schedule

- http://www.cs.cornell.edu/Courses/CS3410/2012sp/schedule.html
- Slides and Reading for lectures

Office Hours

Homework and Programming Assignments

Prelims (in evenings):

- Tuesday, February 28th
- Thursday, March 29th
- Thursday, April 26th

Schedule is subject to change

Collaboration, Late, Re-grading Policies

"Black Board" Collaboration Policy

- Can discuss approach together on a "black board"
- Leave and write up solution independently
- Do not copy solutions

Late Policy

- Each person has a total of *four* "slip days"
- Max of *two* slip days for any individual assignment
- Slip days deducted first for any late assignment, cannot selectively apply slip days
- For projects, slip days are deducted from all partners
- 20% deducted per day late after slip days are exhausted

Regrade policy

- Submit written request to lead TA, and lead TA will pick a different grader
- Submit another written request, lead TA will regrade directly
- Submit yet another written request for professor to regrade.

Goals for today

Review

Finite State Machines

Memory

- Register Files
- Tri-state devices
- SRAM (Static RAM—random access memory)
- DRAM (Dynamic RAM)


Register File

Register File

- N read/write registers
- Indexed by register number

Implementation:

- D flip flops to store bits
- Decoder for each write port
- Mux for each read port




Register File

Register File

- N read/write registers
- Indexed by register number

Implementation:

- D flip flops to store bits
- Decoder for each write port
- Mux for each read port




Register File

Register File

- N read/write registers
- Indexed by register number

Implementation:

- D flip flops to store bits
- Decoder for each write port
- Mux for each read port



Tradeoffs

Register File tradeoffs

- + Very fast (a few gate delays for both read and write)
- + Adding extra ports is straightforward
- Doesn't scale


Building Large Memories

Need a shared bus (or shared bit line)


- Many FFs/outputs/etc. connected to single wire
- Only one output *drives* the bus at a time

Tri-State Devices

Tri-State Buffers




Ε	D	Q
0	0	Ζ
0	1	Ζ
1	0	0
1	1	1




Tri-State Devices


Tri-State Buffers



Ε	D	Q
0	0	Ζ
0	1	Ζ
1	0	0
1	1	1




Shared Bus



SRAM

Static RAM (SRAM)

Essentially just SR Latches + tri-states buffers



SRAM Chip






FIGURE B.9.4 Typical organization of a 4M x 8 SRAM as an array of 4K x 1024 arrays. The first decoder generates the addresses for eight 4K x 1024 arrays; then a set of multiplexors is used to select 1 bit from each 1024-bit-wide array. This is a much easier design than a single-level decode that would need either an enormous decoder or a gigantic multiplexor. In practice, a modern SRAM of this size would probably use an even larger number of blocks, each somewhat smaller.

SRAM Chip




SRAM Cell



Each cell stores one bit, and requires 4 – 8 transistors (6 is typical) Read:

- pre-charge B and B to Vdd/2
- pull word line high
- cell pulls B or B low, sense amp detects voltage difference
 Write:
- pull word line high
- drive B and B to flip cell

SRAM Modules and Arrays




SRAM Summary

SRAM

- A few transistors (~6) per cell
- Used for working memory (caches)
- But for even higher density...

Dynamic RAM: DRAM



DRAM vs. SRAM

Single transistor vs. many gates

- Denser, cheaper (\$30/1GB vs. \$30/2MB)
- But more complicated, and has analog sensing

Also needs refresh

- Read and write back...
- …every few milliseconds
- Organized in 2D grid, so can do rows at a time
- Chip can do refresh internally

Hence... slower and energy inefficient

Memory

Register File tradeoffs

- + Very fast (a few gate delays for both read and write)
- + Adding extra ports is straightforward
- Expensive, doesn't scale
- Volatile

Volatile Memory alternatives: SRAM, DRAM, ...

- Slower
- + Cheaper, and scales well
- Volatile

Non-Volatile Memory (NV-RAM): Flash, EEPROM, ...

- + Scales well
- Limited lifetime; degrades after 100000 to 1M writes

Summary

We now have enough building blocks to build machines that can perform non-trivial computational tasks

Register File: Tens of words of working memory SRAM: Millions of words of working memory DRAM: Billions of words of working memory NVRAM: long term storage (usb fob, solid state disks, BIOS, ...)

Next time we will build a simple processor!