# State & Finite State Machines

Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University

See P&H Appendix C.7. C.8, C.10, C.11

## **Stateful Components**


#### Until now is combinatorial logic

- Output is computed when inputs are present
- System has no internal state
- Nothing computed in the present can depend on what happened in the past!

Need a way to record data


- Need a way to build stateful circuits
- Need a state-holding device

Finite State Machines




## **Bistable Devices**

Stable and unstable equilibria?




A Simple Device

In stable state, A = B




## **SR** Latch



S	R	Q	Q
0	0		
0	1		
1	0		
1	1		

- Set-Reset (S-R) Latch
- Stores a value Q and its complement


## **SR** Latch




S	R	Q	Q
0	0		
0	1		
1	0		
1	1		

- Set-Reset (S-R) Latch
- Stores a value Q and its complement
- S=1 and R=1 ?

## **SR** Latch







S	R	Q	Q
0	0	Q	$\overline{Q}$
0	1	0	1
1	0	1	0
1	1	?	?

- Set-Reset (S-R) Latch
- Stores a value Q and its complement
- S=1 and R=1 ?

## (Unclocked) D Latch




- Data (D) Latch
  - Easier to use than an SR latch
  - No possibility of entering an undefined state
- When D changes, Q changes
  - ... immediately (...after a delay of 2 Ors and 2 NOTs)
- Need to control when the output changes



D	Q	Q
0		
1		

## (Unclocked) D Latch



 $D \xrightarrow{I} S Q$   $R \overline{Q}$ 


D	Q	Q
0	0	1
	1	0

- Data (D) Latch
  - Easier to use than an SR latch
  - No possibility of entering an undefined state
- When D changes, Q changes
  - ... immediately (...after a delay of 2 Ors and 2 NOTs)
- Need to control when the output changes

#### Clocks

Clock helps coordinate state changes

 Usually generated by an oscillating crystal
 Fixed period; frequency = 1/period



## **Edge-triggering**

- Can design circuits to change on the rising or falling edge
- Trigger on rising edge = positive edge-triggered
- Trigger on falling edge = negative edge-triggered
- Inputs must be stable just before the triggering edge

input clock

#### **Clock Disciplines**

Level sensitive

- State changes when clock is high (or low)

- Edge triggered
  - State changes at clock edge


positive edge-triggered

negative edge-triggered

## **Clock Methodology**

#### **Clock Methodology**


• Negative edge, synchronous




- Signals must be stable near falling clock edge

- Positive edge synchronous
- Asynchronous, multiple clocks, . . .


## **D** Latch with Clock




## **D** Latch with Clock




Level Sensitive D Latch Clock high: set/reset (according to D) Clock low: keep state (ignore D)






# Registers




#### Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs: write\_enable, reset, ...



#### An Example: What will this circuit do?



#### Recap

We can now build interesting devices with sensors

Using combinatorial logic

We can also store data values

- In state-holding elements
- Coupled with clocks

#### Administrivia

Make sure partner in same Lab Section this week

Lab2 is out

Due in one week, next Monday, start early

Work alone

But, use your resources

- Lab Section, Piazza.com, Office Hours, Homework Help Session,
- Class notes, book, Sections, CSUGLab

No Homework this week

### Administrivia

Check online syllabus/schedule

- http://www.cs.cornell.edu/Courses/CS3410/2012sp/schedule.html
- Slides and Reading for lectures

Office Hours

Homework and Programming Assignments

Prelims (in evenings):

- Tuesday, February 28<sup>th</sup>
- Thursday, March 29<sup>th</sup>
- Thursday, April 26<sup>th</sup>

Schedule is subject to change

## Collaboration, Late, Re-grading Policies

"Black Board" Collaboration Policy

- Can discuss approach together on a "black board"
- Leave and write up solution independently
- Do not copy solutions

Late Policy


- Each person has a total of *four* "slip days"
- Max of *two* slip days for any individual assignment
- Slip days deducted first for any late assignment, cannot selectively apply slip days
- For projects, slip days are deducted from all partners
- 20% deducted per day late after slip days are exhausted

**Regrade policy** 

- Submit written request to lead TA, and lead TA will pick a different grader
- Submit another written request, lead TA will regrade directly
- Submit yet another written request for professor to regrade.

# Finite State Machines


#### **Revisit Voting Machine**



Ballots

How do we create a vote counter machine

# **Revisit Voting Machine**



#### **Finite State Machines**

An electronic machine which has

- external inputs
- externally visible outputs
- internal state

Output and next state depend on

- inputs
- current state

#### Machine is


 $M = (S, I, O, \delta)$ 

S: Finite set of states

- *I*: Finite set of inputs
- *O*: Finite set of outputs
- $\delta$ : State transition function


Next state depends on present input and present state

# **Revisit Voting Machine**




#### Automata Model


#### **Finite State Machine**



- inputs from external world
- outputs to external world
- internal state
- combinational logic


## FSM Example






States: =A, =B, =C, or =D

# FSM Example




### **Mealy Machine**

#### General Case: Mealy Machine




# Outputs and next state depend on both current state and input

#### **Moore Machine**



Outputs depend only on current state

## Moore Machine Example



## Example: Digital Door Lock



#### **Digital Door Lock**

Inputs:

- keycodes from keypad
- clock

Outputs:


- "unlock" signal
- display how many keys pressed so far

### **Door Lock: Inputs**

Assumptions:

- signals are synchronized to clock
- Password is B-A-B


Κ	Α	Β	Meaning						
0	0	0	Ø (no key)						
1	1	0	'A' pressed						
1	0	1	'B' pressed						





### **Door Lock: Outputs**


#### Assumptions:

High pulse on U unlocks door










		<b>G3</b> 3″, U
"B" else else	Cur.	Output
	State	
Idle	Idle	"0"
<b>"0"</b>	G1	"1"
Ø else	<b>G2</b>	"2"
	<b>G3</b>	"3", U
$\begin{pmatrix} B1 \\ "1" \end{pmatrix} else \begin{pmatrix} B2 \\ "2" \end{pmatrix}$	<b>B1</b>	"1"
	<b>B2</b>	"2"
ØØ		




Ø Ø	Cur. State	Input	Next State
G1 "A"	Idle	Ø	Idle
<b>"1"</b>	Idle	"B"	G1
"B" else	Idle	"A"	B1
В	G1	Ø	G1
	G1	"A"	G2
	G1	"B"	B2
<b>"0"</b>	G2	Ø	B2
Ø else	G2	"B"	G3
Ø else	G2	"A"	Idle
(B1) else (B2	G3	any	Idle
("1") "2'	B1	Ø	B1
	<b>B1</b>	К	B2
Ø	B2	Ø	B2
	B2	Κ	Idle

#### State Table Encoding

S <sub>2</sub>	C			_													
<u> </u>	<b>3</b> 1	S <sub>0</sub>	D <sub>3</sub>	$D_2$	$D_1$	D <sub>0</sub>	U		<b>S</b> <sub>2</sub>	<b>S</b> <sub>1</sub>	S <sub>0</sub>	K	Α	B	<b>S'</b> 2	<b>S'</b> <sub>1</sub>	<b>S'</b>
0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0		0	0	0	1	0	1	0	0	1
0	1	0	0	0	1	0	0		0	0	0	1	1	0	1	0	0
0	1	1	0	0	1	1	1		0	0	1	0	0	0	0	0	1
1	0	0	0	0	0	1	0		0	0	1	1	1	0	0	1	0
1	0	1	0	0	1	0	0		0	0	1	1	0	1	1	0	1
								0	1	0	0	0	0	0	1	0	
	Stat	е	S	2	<b>S</b> <sub>1</sub>		<b>S</b> <sub>0</sub>		0	1	0	1	0	1	0	1	1
	Idle		0		0		0		0	1	0	1	1	0	0	0	0
	G1		0		0		1		0	1	1	Х	Х	Х	0	0	0
	G2		0		1		0		1	0	0	0	0	0	1	0	0
									1	0	0	1	Х	X	1	0	1
	G3				1	_	1		1	0	1	0	0	0	1	0	1
	B1		1		0		0		1	0	1	1	Х	X	0	0	0
	B2		1		0		1										
	0 0 0 1 1	0 0 0 1 0 1 1 0 1 0 5tat Idle G1 G2 G3 B1	$ \begin{array}{c cccc} 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ \hline 1 & 0 & 1 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\ \hline 1 & 0 \\ \hline 0 & 0 \\$	0       0       1       0         0       1       0       0         0       1       1       0         0       1       1       0         1       0       0       0         1       0       1       0         1       0       1       0         1       0       1       0         1       0       1       0         1       0       1       0         1       0       1       0         1       0       1       0         1       0       1       0         1       0       1       0         1       0       1       0         1       0       1       0         1       0       1       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0	0       0       1       0       0         0       1       0       0       0         0       1       1       0       0         1       0       0       0       0         1       0       1       0       0         1       0       1       0       0         1       0       1       0       0         1       0       1       0       0         1       0       1       0       0         1       0       1       0       0         1       0       1       0       0         1       0       1       0       0         1       0       1       0       0         1       0       1       0       0         1       0       1       0       1         0       0       0       0       1         0       0       0       0       1         0       0       0       0       1         0       0       0       1       1         0       0       1 <td>001000010001010001100000101001101001101001101000101000101001<math>G1</math>001<math>G3</math>01<math>B1</math>10</td> <td>0       0       1       0       0       0       1         0       1       0       0       0       1       0         0       1       1       0       0       1       1         1       0       0       0       0       1       1         1       0       0       0       0       1       1         1       0       1       0       0       1       0         1       0       1       0       0       1       0       1         1       0       1       0       0       1       0       1       0         1       0       1       0       0       1       0       1       0         Idle       0       0       0       1       0       1       1       0         G1       G2       0       1       1       1       1       1       1         B1       1       1       0       1       1       1       1       1</td> <td>0010001001000100011000111000011110000100101000100101001000State<math>S_2</math><math>S_1</math><math>S_0</math>00Idle001001G1001010G301100B110000</td> <td>00100010010001000110011110001111000010010010010100101010010101001055<math>S_2</math><math>S_1</math><math>S_0</math>10100161001063011B1100</td> <td><math display="block"> \begin{array}{c c c c c c c c c c c c c c c c c c c </math></td> <td><math display="block"> \begin{array}{c c c c c c c c c c c c c c c c c c c </math></td> <td><math display="block"> \begin{matrix} 0 &amp; 0 &amp; 1 &amp; 0 &amp; 0 &amp; 0 &amp; 1 &amp; 0 \\ 0 &amp; 1 &amp; 0 &amp; 0 &amp; 0 &amp; 1 &amp; 0 &amp; 0 \\ 0 &amp; 1 &amp; 1 &amp; 0 &amp; 0 &amp; 0 &amp; 1 &amp; 0 &amp; 0 \\ 0 &amp; 1 &amp; 1 &amp; 0 &amp; 0 &amp; 0 &amp; 1 &amp; 1 &amp; 1 \\ 1 &amp; 0 &amp; 0 &amp; 0 &amp; 0 &amp; 0 &amp; 1 &amp; 0 &amp; 0 \\ 1 &amp; 0 &amp; 1 &amp; 0 &amp; 0 &amp; 1 &amp; 0 &amp; 0 &amp; 0 \\ \hline \ State &amp; S_2 &amp; S_1 &amp; S_0 &amp; 0 &amp; 0 &amp; 1 &amp; 0 \\ \hline \ State &amp; S_2 &amp; S_1 &amp; S_0 &amp; 0 &amp; 0 &amp; 0 &amp; 0 &amp; 1 &amp; 0 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \</math></td> <td><math display="block"> \begin{array}{c ccccccccccccccccccccccccccccccccccc</math></td> <td><math display="block"> \begin{array}{c c c c c c c c c c c c c c c c c c c </math></td> <td><math display="block"> \begin{array}{c c c c c c c c c c c c c c c c c c c </math></td> <td><math display="block"> \begin{array}{c c c c c c c c c c c c c c c c c c c </math></td> <td><math display="block"> \begin{array}{c ccccccccccccccccccccccccccccccccccc</math></td>	001000010001010001100000101001101001101001101000101000101001 $G1$ 001 $G3$ 01 $B1$ 10	0       0       1       0       0       0       1         0       1       0       0       0       1       0         0       1       1       0       0       1       1         1       0       0       0       0       1       1         1       0       0       0       0       1       1         1       0       1       0       0       1       0         1       0       1       0       0       1       0       1         1       0       1       0       0       1       0       1       0         1       0       1       0       0       1       0       1       0         Idle       0       0       0       1       0       1       1       0         G1       G2       0       1       1       1       1       1       1         B1       1       1       0       1       1       1       1       1	0010001001000100011000111000011110000100101000100101001000State $S_2$ $S_1$ $S_0$ 00Idle001001G1001010G301100B110000	00100010010001000110011110001111000010010010010100101010010101001055 $S_2$ $S_1$ $S_0$ 10100161001063011B1100	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{matrix} 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\ \hline \ State & S_2 & S_1 & S_0 & 0 & 0 & 1 & 0 \\ \hline \ State & S_2 & S_1 & S_0 & 0 & 0 & 0 & 0 & 1 & 0 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

## **Door Lock: Implementation**



#### Strategy:

(1) Draw a state diagram (e.g. Moore Machine)

- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs

## Summary

We can now build interesting devices with sensors

Using combinational logic

#### We can also store data values

- Stateful circuit elements (D Flip Flops, Registers, ...)
- Clock to synchronize state changes
- But be wary of asynchronous (un-clocked) inputs
- State Machines or Ad-Hoc Circuits