# State & Finite State Machines

Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University

See P&H Appendix C.7. C.8, C.10, C.11

# Big Picture: Building a Processor



A Single cycle processor

### **Stateful Components**

#### Until now is combinatorial logic

- Output is computed when inputs are present
- System has no internal state
- Nothing computed in the present can depend on what happened in the past!

Need a way to record data

- Need a way to build stateful circuits
- Need a state-holding device

**Finite State Machines** 

#### How can we store and change values?





### **Bistable Devices**

Stable and unstable equilibria?



A Simple Device

In stable state, A = B



# **SR** Latch



S	R	Q	Q
0	0	$\mathcal{Q}$	Q
0	1	0	
1	0	ļ	0
1	1		

- Set-Reset (S-R) Latch
- Stores a value Q and its complement

## **SR** Latch



S	R	Q	Q	
0	0	Q	Q	
0	1	0	/	
1	0	/	0	
1	1	fø	r 61	de

- Set-Reset (S-R) Latch
- Stores a value Q and its complement
- S=1 and R=1 ?

# **SR** Latch





S	R	Q	Q
0	0	Q	$\overline{Q}$
0	1	0	1
1	0	1	0
1	1	?	?

- Set-Reset (S-R) Latch
- Stores a value Q and its complement
- S=1 and R=1 ?

# (Unclocked) D Latch



- Data (D) Latch
  - Easier to use than an SR latch
  - No possibility of entering an undefined state
- When D changes, Q changes
  - ... immediately (...after a delay of 2 Ors and 2 NOTs)
- Need to control when the output changes





# (Unclocked) D Latch



 $D \xrightarrow{F} S \qquad Q \xrightarrow{F} Q \xrightarrow$ 

D	Q	Q
0	0	1
1	1	0

- Data (D) Latch
  - Easier to use than an SR latch
  - No possibility of entering an undefined state
- When D changes, Q changes
  - ... immediately (...after a delay of 2 Ors and 2 NOTs)
- Need to control when the output changes

#### Clocks

 Clock helps coordinate state changes Usually generated by an oscillating crystal – Fixed period; frequency = 1/period fallin  $\left( \right)$ Periou

# **Edge-triggering**

- Can design circuits to change on the rising or falling edge
- Trigger on rising edge = positive edge-triggered
- Trigger on falling edge = negative edge-triggered
- Inputs must be stable just before the triggering edge

input clock

#### **Clock Disciplines**

Level sensitive

- State changes when clock is high (or low)

- Edge triggered
  - State changes at clock edge

positive edge-triggered

negative edge-triggered

# **D** Latch with Clock



# **D** Latch with Clock





# Registers



#### Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs: write\_enable, reset, ...



# **Clock Methodology**

#### **Clock Methodology**

• Negative edge, synchronous



- Signals must be stable near falling clock edge

- Positive edge synchronous
- Asynchronous, multiple clocks, . . .

#### Metastability and Asynchronous Inputs

- Q: What happens if *select* input changes near clock edge?
- A) Multiplexor selects input 0
- B) Multiplexor selects input 1
- C) Multiplexor chooses either input



A: Google "Buridan's Principle" by Leslie Lamport

#### An Example: What will this circuit do?



#### Recap

We can now build interesting devices with sensors

Using combinatorial logic

We can also store data values

- In state-holding elements
- Coupled with clocks

#### Administrivia

Make sure partner in same Lab Section this week

Lab2 is out

Due in one week, next Monday, start early

Work alone

But, use your resources

- Lab Section, Piazza.com, Office Hours, Homework Help Session,
- Class notes, book, Sections, CSUGLab

No Homework this week

### Administrivia

Check online syllabus/schedule

- http://www.cs.cornell.edu/Courses/CS3410/2012sp/schedule.html
- Slides and Reading for lectures

Office Hours

Homework and Programming Assignments

Prelims (in evenings):

- Tuesday, February 28<sup>th</sup>
- Thursday, March 29<sup>th</sup>
- Thursday, April 26<sup>th</sup>

Schedule is subject to change

# Collaboration, Late, Re-grading Policies

"Black Board" Collaboration Policy

- Can discuss approach together on a "black board"
- Leave and write up solution independently
- Do not copy solutions

Late Policy

- Each person has a total of *four* "slip days"
- Max of *two* slip days for any individual assignment
- Slip days deducted first for any late assignment, cannot selectively apply slip days
- For projects, slip days are deducted from all partners
- 20% deducted per day late after slip days are exhausted

**Regrade policy** 

- Submit written request to lead TA, and lead TA will pick a different grader
- Submit another written request, lead TA will regrade directly
- Submit yet another written request for professor to regrade.

# Finite State Machines

### **Revisit Voting Machine**



Ballots

How do we create a vote counter machine

# **Revisit Voting Machine**



#### **Finite State Machines**

An electronic machine which has

- external inputs
- externally visible outputs
- internal state

Output and next state depend on

- inputs
- current state

#### Machine is

 $M = (S, I, O, \delta)$ 

S: Finite set of states

- *I*: Finite set of inputs
- *O*: Finite set of outputs
- $\delta$ : State transition function

Next state depends on present input and present state

# **Revisit Voting Machine**



#### Automata Model

#### **Finite State Machine**



- inputs from external world
- outputs to external world
- internal state
- combinational logic

# FSM Example





# FSM Example



### **Mealy Machine**

#### General Case: Mealy Machine



# Outputs and next state depend on both current state and input

#### **Moore Machine**



Outputs depend only on current state

### Moore Machine Example



# Example: Digital Door Lock



#### **Digital Door Lock**

Inputs:

- keycodes from keypad
- clock

Outputs:

- "unlock" signal
- display how many keys pressed so far

### **Door Lock: Inputs**

Assumptions:

- signals are synchronized to clock
- Password is B-A-B

Κ	Α	Β	Meaning
0	0	0	Ø (no key)
1	1	0	'A' pressed
1	0	1	'B' pressed



### **Door Lock: Outputs**

#### Assumptions:

High pulse on U unlocks door









Ø Ø Ø <b>G1</b> "A" <b>G2</b> "2"	"B"	<b>G3</b> 9″, U
"B" else else	Cur.	Output
	State	Ουιρυι
Idle	Idle	"0"
<b>"0"</b>	G1	"1"
Ø else	G2	"2"
	<b>G3</b>	"3", U
$\begin{pmatrix} BI\\ "1" \end{pmatrix} = else \begin{pmatrix} BZ\\ "2" \end{pmatrix}$	B1	"1"
	<b>B2</b>	"2"



	Cur. State	Input	Next State
G1 "A" (	Idle	Ø	Idle
"1"	Idle	"B"	G1
"p" else	Idle	"A"	B1
В	G1	Ø	G1
	G1	"A"	G2
	G1	"B"	B2
<b>"0"</b>	G2	Ø	B2
else	G2	"B"	G3
else	G2	"A"	Idle
B1 else B2	G3	any	Idle
("1") "2"	B1	Ø	B1
	B1	K	B2
	B2	Ø	B2
	<b>B2</b>	Κ	Idle

### State Table Encoding

	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	U		S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Κ	Α	B	<b>S'</b> <sub>2</sub>	<b>S'</b> <sub>1</sub>	<b>S'</b> <sub>0</sub>
	0	0	0	0	0	0	0	0	·?//	0	0	0	0	0	0	0	0	0
	0	0	1	O	0	0	1	0	<b>*/</b>	0	0	0	1	0	1	0	0	1
	0	1	0 <	0	0	1	0	0	2	0	0	0	1	1	0	1	0	0
	0	1	1 (	0	0	1	1	1	5,4	0	0	1	0	0	0	0	0	1
	1	0	9	0	0	0	1	0		0	0	1	1	1	0	0	1	0
	1	0	1 (	0	0	1	0	0	2 1	0	0	1	1	0	1	1	0	1
					0	1	0	0	0	0	0	1	0					
)_[		Stat	e	S	2	<b>S</b> <sub>1</sub>		0		0	1	0	1	0	1	0	1	1
3		Idle		0		0	0		- <b>/</b>	0	1	0	1	1	0	0	0	0
		G1		0		0	1			0	1	1	X	X	X	0	0	0
		G2		0		1		)		1	0	2	0	0	0	1	0	0
		<u> </u>								1	0	Ó	1	X	Х	1	0	1
		63		0						1	0	1	) 0	0	0	1	0	1
		B1		1		0	C			1	0	1	1	X	X	0	0	0
		B2		1		0	1											48

## **Door Lock: Implementation**



#### Strategy:

(1) Draw a state diagram (e.g. Moore Machine)

- (2) Write output and next-state tables
- (3) Encode states, inputs, and outputs as bits
- (4) Determine logic equations for next state and outputs

### Summary

We can now build interesting devices with sensors

Using combinational logic

#### We can also store data values

- Stateful circuit elements (D Flip Flops, Registers, ...)
- Clock to synchronize state changes
- But be wary of asynchronous (un-clocked) inputs
- State Machines or Ad-Hoc Circuits