Numbers & Arithmetic

Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University

See: P&H Chapter 2.4 - 2.6, 3.2, C.5 – C.6

Example: Big Picture

 Computer System Organization and Programming platform from 10 years ago

Goals for today

Today

- Review Logic Minimization
- Build a circuit (e.g. voting machine)
- Number representations
- Building blocks (encoders, decoders, multiplexors)

Binary Operations

- One-bit and four-bit adders
- Negative numbers and two's compliment
- Addition (two's compliment)
- Subtraction (two's compliment)
- Performance

Logic Minimization

How to implement a desired function?

а	b	С	out	
0	0	0	0	abz
0	0	1	1	out = at c +ab c +ato
0	1	0	0	
0	1	1	1	
1	0	0	0	The transfer of the state of th
1	0	1	1	
1	1	0	0	
1	1	1	0	

Logic Minimization

How to implement a desired function?

а	b	С	out	minterm
0	0	0	0	ā b c
0	0	1	1	a b c
0	1	0	0	a b c
0	1	1	1	a b c
1	0	0	0	a b c
1	0	1	1	$a \overline{b} c$
1	1	0	0	a b c
1	1	1	0	a b c

sum of products:

OR of all minterms where out=1

corollary: *any* combinational circuit *can be* implemented in two levels of logic (ignoring inverters)

Karnaugh Maps

How does one find the most efficient equation?

- Manipulate algebraically until...?
- Use Karnaugh maps (optimize visually)
- Use a software optimizer


For large circuits

Decomposition & reuse of building blocks

Minimization with Karnaugh maps (1)

а	b	С	out	
0	0	0	0	
0	0	1	11)
0	1	0	0	
0	1	1	1	
1	0	0	1	
1	0	1	1	
1	1	0	0	
1	1	1	0	

out=atc+atc+atc+atc
+atc



Minimization with Karnaugh maps (1)

а	b	С	out
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

Sum of minterms yields

 $\overline{abc} + \overline{abc} + a\overline{bc} + a\overline{bc}$

Minimization with Karnaugh maps (2)

а	b	С	out
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0




$$\blacksquare$$
 $\overline{abc} + \overline{abc} + \overline{abc} + \overline{abc}$

Karnaugh maps identify which inputs are (ir)relevant to the output

Minimization with Karnaugh maps (2)


а	b	С	out
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0




- Sum of minterms yields
 - \blacksquare $\overline{abc} + \overline{abc} + \overline{abc} + \overline{abc}$

- Karnaugh map minimization
 - Cover all 1's
 - Group adjacent blocks of 2ⁿ
 1's that yield a rectangular shape
 - Encode the common features of the rectangle
 - out = $a\overline{b}$ + $\overline{a}c$


Karnaugh Minimization Tricks (1)



Karnaugh Minimization Tricks (1)




- Minterms can overlap
 - out = $b\overline{c} + a\overline{c} + ab$




- Minterms can span 2, 4, 8 or more cells
 - out = \overline{c} + ab

Karnaugh Minimization Tricks (2)



out =
$$6d$$


Karnaugh Minimization Tricks (2)



- The map wraps around
 - out $= \overline{b}d$

$$-$$
 out $=$ \overline{bd}


Karnaugh Minimization Tricks (3)




0	WT	0	


ab					
cd	00	01	11 1	9	
00	1	0	0	X	
01	0	X	X	0	
11	0	X	X	0	
10	1	0	0	1	

Karnaugh Minimization Tricks (3)






- assume all x's = 1
- out = d




- assume middle x's = 0
- assume 4^{th} column x = 1
- out $= \overline{bd}$


Multiplexer



 A multiplexer selects between multiple inputs





- Build truth table
- Minimize diagram
- Derive logic diagram



а	b	d	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


• Build a truth table = $abd + ab\overline{d} + \overline{a}bd + a\overline{b}\overline{d}$





а	b	d	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


Build the Karnaugh map



а	b	d	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


 Derive Minimal Logic Equation

• out = $a\overline{d}$ + bd




a	b	d	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

 Derive Minimal Logic Equation



• out = $a\overline{d}$ + bd




Question

- How many logic gates and transistors did we save with minimized circuit?
 - (do not count inverters)
 - out = abd + abd + abd + abd
 - out = $a\overline{d}$ + bd /2
- (a) 2 gates and 16 transistors
- (b) 2 gates and 8 transistors
- (c) 4 gates and 8 transistors
- (d) 8 gates and 8 transistors
- (e) none of the above




Logic Gates



- One can buy gates separately
 - ex. 74xxx series of integrated circuits
 - cost ~\$1 per chip, mostly for packaging and testing
- Cumbersome, but possible to build devices using gates put together manually

Integrated Circuits



- Or one can manufacture a complete design using a custom mask
- Intel Westmere has approximately 1.17 billion transistors

Recap

- We can now implement any logic circuit
 - Can do it efficiently, using Karnaugh maps to find the minimal terms required
 - Can use either NAND or NOR gates to implement the logic circuit
 - Can use P- and N-transistors to implement NAND or NOR gates

Voting machine

- Lets build something interesting
- A voting machine
- Assume:
 - A vote is recorded on a piece of paper,
 - by punching out a hole,
 - there are at most 7 choices
 - we will not worry about "hanging chads" or "invalids"


Voting machine

- For now, let's just display the numerical identifier to the ballot supervisor
 - we won't do counting yet, just decoding
 - we can use four photo-sensitive transistors to find out which hole is punched out



- A photo-sensitive transistor detects the presence of light
- Photo-sensitive material triggers the gate

Ballot Reading



Input: paper with a hole in it

Output: number the ballot supervisor can record


Ballots

The 3410 optical scan vote counter reader machine

Input




- Photo-sensitive transistor
 - photons replenish gate depletion region
 - can distinguish dark and light spots on paper



Use array of N sensors for voting machine input


Output

- 7-Segment LED
 - photons emitted when electrons fall into holes




$$\frac{d0}{5} = \frac{34567}{d3} = \frac{1}{d3} = \frac{1}{d1} = \frac{1}{d1}$$

Block Diagram



Encoders



- N might be large
- Routing wires is expensive
- More efficient encoding?



Number Representations

Base 10 - Decimal


637

 $10^2 \, 10^1 \, 10^0$

- Just as easily use other bases
 - Base 2 Binary
 - Base 8 Octal
 - Base 16 Hexadecimal

Counting

Counting



Base Conversion


Base conversion via repetitive division

Divide by base, write remainder, move left with quotient

Base Conversion


Base conversion via repetitive division

Divide by base, write remainder, move left with quotient




Base Conversion

- Base conversion via repetitive division
 - Divide by base, write remainder, move left with quotient




Hexadecimal, Binary, Octal Conversions

Encoder Truth Table



encoder
with 4 inputs
for simplicity

Encoder Truth Table




with 4 inputs for simplicity


а	b	С	d	o2	о1	00
0	0	0	0	0	0	0
1	0	0	0	0	0	1
0	1	0	0	0	1	0
0	0	1	0	0	1	1
0	0	0	1	1	0	0

- $o2 = \overline{abcd}$
- o1 = abcd + abcd
- $00 = a\overline{bcd} + \overline{abcd}$

Ballot Reading



Ballot Reading






 Ok, we built first half of the machine

 Need to display the result

Ballots

The 3410 optical scan vote counter reader machine

7-Segment LED Decoder




- 3 inputs
- encode 0 7 in binary

- 7 outputs
- one for each LED

7 Segment LED Decoder

Implementation


b2	b1	b0	d6	d5	d4	d3	d2	d1	d0
0	0	0							
0	0	1							
0	1	0							
0	1	1							
1	0	0							
1	0	1							
1	1	0							
1	1	1	l	0	0	0	0	1	1




7 Segment LED Decoder

Implementation

b2	b1	b0	d6	d5	d4	d3	d2	d1	d0
0	0	0	1	1	1	0	1	1	1
0	0	1	1	0	0	0	0	0	1
0	1	0	0	1	1	1	0	1	1
0	1	1	1	1	0	1	0	1	1
1	0	0	1	0	0	1	1	0	1
1	0	1	1	1	0	1	1	1	0
1	1	0	1	1	1	1	1	1	0
1	1	1	1	0	0	0	0	1	1




Ballot Reading and Display



Ballots

The 3410 optical scan vote counter reader machine

Building Blocks



Administrivia

Make sure you are

- Registered for class, can access CMS
- Have a Section you can go to
- Have project partner in same Lab Section

Lab1 and HW1 are out

- Both due in one week, next Monday, start early
- Work alone
- But, use your resources
 - Lab Section, Piazza.com, Office Hours, Homework Help Session,
 - Class notes, book, Sections, CSUGLab

Homework Help Session

- Wednesday and Friday from 3:30-5:30pm
- Location: 203 Thurston

Administrivia

Check online syllabus/schedule


- http://www.cs.cornell.edu/Courses/CS3410/2012sp/schedule.html
- Slides and Reading for lectures
- Office Hours
- Homework and Programming Assignments
- Prelims (in evenings):
 - Tuesday, February 28th
 - Thursday, March 29th
 - April 26th

Schedule is subject to change

Binary Addition




- Addition works the same way regardless of base
 - Add the digits in each position
 - Propagate the carry




Half Adder

- Adds two 1-bit numbers
- Computes 1-bit result and 1-bit carry





1-bit Adder with Carry



Full Adder


- Adds three 1-bit numbers
- Computes 1-bit result and 1-bit carry
- Can be cascaded






4-Bit Full Adder

- Adds two 4-bit numbers and carry in
- Computes 4-bit result and carry out
- Can be cascaded





- Adds two 4-bit numbers, along with carry-in
- Computes 4-bit result and carry out

Arithmetic with Negative Numbers

- Addition with negatives:
 - pos + pos → add magnitudes, result positive
 - neg + neg → add magnitudes, result negative
 - pos + neg → subtract smaller magnitude,
 keep sign of bigger magnitude

First Attempt: Sign/Magnitude Representation

- First Attempt: Sign/Magnitude Representation
- 1 bit for sign (0=positive, 1=negative)
- N-1 bits for magnitude

Two's Complement Representation

- Better: Two's Complement Representation
- Leading 1's for negative numbers
- To negate any number:
 - -complement *all* the bits
 - -then add 1

Two's Complement

Non-negatives Negatives

```
(as usual): (two's complement: flip then add 1):
    +0 = 0000
                 ~0 = 1111
                                -0 = 0000
   +1 = 0001 \sim 1 = 1110
                                -1 = 1111
   +2 = 0010
              ~2 = 1101
                                -2 = 11\overline{10}
   +3 = 0011
                 ~3 = 1100
                                -3 = 1101
    +4 = 0100
                \sim 4 = 1011
                                -4 = 1100
   +5 = 0101
                 \sim 5 = 1010
                                -5 = 1011
                \sim 3 = 1001
    +6 = 0110
                                -6 = 1010
                 ~7 = 1000
    +7 = 0111
                                -7 = 1001
    +8 = 1000
                ~8 = 0111
                                -8 = 1000
```

Two's Complement Facts

- Signed two's complement
 - Negative numbers have leading 1's
 - zero is unique: +0 = 0
 - wraps from largest positive to largest negative
- N bits can be used to represent
 - unsigned:
 - eg: 8 bits ⇒
 - signed (two's complement):
 - ex: 8 bits \Rightarrow


Sign Extension & Truncation

Extending to larger size

Truncate to smaller size

Two's Complement Addition

- Addition with two's complement signed numbers
- Perform addition as usual, regardless of sign (it just works)



Diversion: 10's Complement

• How does that work?


$$+283$$

Overflow

- Overflow
 - adding a negative and a positive?
 - adding two positives?
 - adding two negatives?
- Rule of thumb:
- Overflow happened iff carry into msb != carry out of msb


Two's Complement Adder

Two's Complement Adder with overflow detection



Binary Subtraction

- Two's Complement Subtraction
- Lazy approach —



Q: What if (-B) overflows?


A Calculator




S ____

0=add

1=sub




A Calculator



68


Efficiency and Generality

- Is this design fast enough?
- Can we generalize to 32 bits? 64? more?




Performance

 Speed of a circuit is affected by the number of gates in series (on the critical path or the deepest level of logic)



4-bit Ripple Carry Adder



- First full adder, 2 gate delay
- Second full adder, 2 gate delay

• ...

Summary

- We can now implement any combinational (combinatorial) logic circuit
 - Decompose large circuit into manageable blocks
 - Encoders, Decoders, Multiplexors, Adders, ...
 - Design each block
 - Binary encoded numbers for compactness
 - Can implement circuits using NAND or NOR gates
 - Can implement gates using use P- and N-transistors
 - And can add and subtract numbers (in two's compliment)!
 - Next time, state and finite state machines...